Technology Platforms & Challenges for 3D GaN Power Converters Packaging

Jelena Popović Delft University of Technology

PwrSoC 2014

Acknowledgment:

J.A. Ferreira (TUDelft), J.D van Wyk (UJ), F. Pansier (ex. NXP/TUDelft)





1

Delft University of Technology

The promise of GaN



R(on) vs. Blocking Capability for Si, SiC and GaN

N. Ikeda, ISPSD 2008



2

- Lower losses -> higher efficiency, less thermal management
- Higher switching frequency –> miniaturisation (MHz operation of off-line power supplies)
- Lateral integration -> line voltage power converters on chips
- Higher operating temperature -> more A/mm², (high temperature applications?)







- WBG device: "perfect" switch (or at least an order of magnitude better)
- BUT: Parasitics and thermal management do not scale
- How to fully exploit it?
 - Better (*converter*) packaging and assembly
 - Better circuit design
 - Better thermal management





Content

- Parasitics (components, package, layout)
- Thermal management (vs. high frequency switching)
- 3D system integration
- Final remarks





Parasitics

- Limits of hard switching package and circuit parasitics dominate the circuit behaviour and losses
 - LV devices (<200V), chip-size packages have low package inductance (0.15nH vs 0.7nH of LFPAK) -> loop inductance instead of common source inductance dominates losses



EPC



J. Wurfl, ECPE Seminar on WBG devices 2013



D. Reusch, PhD thesis, Virginia Tech

Turn off loss breakdown of PCB layout, die, and package of

- (a) Si benchmark using LFPAK devices , eff 85%@1MHz
- (b) GaN design (2nH loop inductance), eff 89% @1MHz





- HV (600V) devices, cascode configuration ullet
 - Through-hole (TO-220) critical package inductances almost double the switching loss





Turn-on /

Direct mounting of GaN die on the Si die



Parasitic inductance of capacitor

• ZVS, zero turn-on loss

FPP

- Turn-off loss become limit
- Even with zero layout inductance, parasitic inductance of capacitor increases the turn-off losses





- Not only inductances but parasitic capacitances
 - Parasitic capacitive coupling through thermally enhanced PCB
 - 25% total loss increase in SiC inverter (~16kHz, 100pF par vs 60pF device)
 - VHF GaN-on-SiC 5pF of additional parasitic capacitance @40MHz results in 50% loss increase



- Topologies and operation modes "immune" to or utilising package and circuit parasitics (ZVS, valley-switching, resonant pole inverter)
- 3D integration approaches for reducing parasitics, but often at the cost of thermal management



Thermal management

• Challenges from the die to system level



- TO-220 the thermal resistance junction-to-case (R_{th_JC}) for the GaN device is double that of a super-junction MOSFET with the same R_{dson} (1.55K/W vs. 0.8K/W)
- Flip chip devices solder bumps dominant in junction-to-board (R_{th_JB}) thermal resistance (15-35K/W)
 - Cu solder bumps reduces it but still 2X higher than backside mounted die





Limitations of PCB heatspreading

- Due to the very small die surface area, the effectiveness of heat spreading on a standard PCB stack-up is limited.
- For a small die, even the thermal resistance of an "infinite" heat spreader is prohibitively high.
- Thermal vias and bottom heat spreader thermal resistance junction-toambient R_{th_JA}=27K/W (100vias/cm²) compared to 77K/W. Still dominated by junction-to-board thermal resistance (R_{th JB})



Thermal vias (100vias/cm²), 1mm spreader, 70µm Cu *(thicker Cu not recommended since it is practically impossible to make reliable pads for the components).



12

- Thermal vias and heat spreader cause capacitive coupling to the heat spreader
 - ~50pF for TO-220 package, compared to 25pF-50pF of the device
 - For flip-chip packages, thermal spreading should be done on drain contact of top and source of the bottom device to minimise equivalent parasitic capacitance
- Reflow soldering and thermally enhanced substrates cost prohibitive in some applications (consumer applications need heat sink/wave soldered packages)





Higher thermal conductivity circuit carriers

- Instead of PCB
 - DBC vs PCB lower thermal resistance <u>but</u> higher losses due to larger parasitic inductance due to distance of the Cu layers
 - IMS lower thermal resistance <u>but</u> parasitic capacitive coupling due to thin dielectric, single layer routing





Electrical Power Processing

FPP

Large portion of losses in passive components

- Shift in loss distribution between semiconductors and passives^{*}
 - Pushing switching frequency up limited by passives (magnetics)



Wang, TUDelft



Large portion of losses in passive components

• The losses in the DC capacitors increase highly with the GaN devices because of hf currents in the DC bus (inverter, 200W, 200kHz)



GaN inverter losses estimation

Mitova, Schneider Electric r, ECPE seminar 2013



• Cooling of passives becomes limiting factor





Transformer @90°C Transistors @30°C

SiC JFETs @83°C Elec. caps @70°C

High packaging density, thermally enhanced elcaps





Cooling of passives – alternative approaches

- 3D heat spreading concepts and materials
- Overmoulding of passives with thermally conductive materials
- Enhancing passives with thermally active materials
- Multifunctional use of converter parts electrical/ thermal/ mechanical





- Thinking on system level instead of Rth_{ic}
 - Lower temperature drop throughout converter, smaller heat sink •
 - Modular based architectures better heat distribution •
 - Power sandwich example (HID) ۲



What if we had materials with 10x better active materials?

Y Gao et al, IEEE IAS

887 - 893

Trans., vol. 44, no 3, p

Econduction

4000

3000

2000

(rn)sso7

- Semiconductors: SiC and GaN devices
- Dielectrics: nano materials and ceramics
- Magnetics: nano materials and new high permeability compounds



• Volume of electrically active parts decreases – relative volume of thermal management parts can increase



3D System Integration

- Technology platform for 3D placement of switching and electromagnetic function and optimal heat distribution
 - Trade-offs switching performance/heat removal/integration
- Commutation cell basic building block



Shu Ji et al."High-Frequency High Power Density 3-D Integrated GaN Point of Load Module Design," IEEE Transactions on Power Electronics, Sept. 2013

Hashimoto, T. et al., "A System-in-Package (SiP) With Mounted Input Capacitors for Reduced Parasitic Inductances in a Voltage Regulator," IEEE Trans on Power Electronics, March 2010





- Suitable for automated manufacturing (Power Sandwich example)
 - Thermal management/assembly trade-offs





Electrical Power Processing

TUDelft



Technology platforms and applications

- PV module integrated converter
 - High efficiency, low profile, flexible
 - Lossy inductor, thermal management



M. Acanski, TUDelft

Low profile, flexible integrated GaN based converter





25

2% 6%

- Automotive LED(OLED)
 - 3D MID technology platform for 2.5D integration of mechanical/optical functions
 - Thermal management a challenge (thin Cu: 10-15µm, no multilayers), parasitic inductance due to limited routing options



- OLED lighting designs, converter per panel for individual control
 - (Very) low profile, high efficiency, flexible
 - Large series resistance and parasitic capacitive coupling between the coil and cathode
 - Si solution, 10MHz, 71% efficiency







Si solution, 10 MHz, 40V-7V@350mA, 71% efficiency

"J. Doutreloigne et al. "Design of an Integrated OLED Driver for a Modular Large-Area Lighting





- SiP LED (OLED) driver driver and lighting function
 - Too high temperature rise
 - Reducing losses with GaN





"Development of an intelligent integrated LED system-in-package" Gielen et.al.





Final remarks

- Many new possibilities (and technology evolution steps) enabled by GaN devices but surplus of challenges too.
- Proper handling and exploitation of parasitics (inductive and capacitive) is crucial for exploiting full potential of GaN devices.
- New converter packaging technologies, spatial layouts and thermal management approaches needed
- Better large volume production and assembly technologies are needed for important application pulls



